Generate Collection

Print

L3: Entry 3 of 11 File: USPT Mar 2, 2004

DOCUMENT-IDENTIFIER: US 6700877 B1

TITLE: Method and bus system for automatic address allocation

#### Abstract Text (1):

A method for automatic address assignment is disclosed, said method being based on a distance measurement, a master (M) transmitting via the bus a preamble (P) which is received by all the slaves which are to be addressed. The slaves react to the preamble (P) by transmitting a response signal sequence (A). A slave (S2) which is located upstream, in the direction of the master (M), of a slave (S3) which transmits a response signal sequence (A) registers the response signal sequence (A) of the slave (S3) and subsequently waits for a new preamble (P). The slave (Sz) which does not register any response signal sequences (A) from other slaves is the last slave (Sz), seen from the master (M), without address allocation on the bus. This slave (Sz) switches into a state in which it is ready to receive an address-assigning telegram (T) from the master (M), with which address-assigning telegram (T) it is assigned an unambiguous address. During the next cycle of the method, the slave (Sz) which has just been assigned an address no longer reacts to the preamble (P) so that another slave evaluates the constellations at the bus in such a way that it switches into a state in which it is ready to receive the address-assigning telegram. In this way, all the slaves without an address are gradually assigned an address.

#### Detailed Description Text (10):

During the <u>automatic address</u> assignment, during which the <u>slaves</u> S1, S2, . . . which have not yet been assigned an address are therefore in the configuration mode K, the <u>master</u>, which initiates the method according to the invention for <u>automatic address</u> assignment, seizes the <u>bus</u> in order to transmit a signal sequence and, if appropriate, monitor the reception of response signal sequences. The <u>slaves</u> S1, S2, . . . , which are not tied to a <u>bus</u> protocol during the operation in the configuration mode K, detect received signal sequences in accordance with their internal wiring which is suitable for executing the method according to the invention, and furthermore, if appropriate, they transmit their own signal sequences in reaction to the received signal sequences without, in doing so, having to take into account possible further data traffic on the communications medium.

#### Detailed Description Text (47):

However, it is equally possible for the slaves S1, S2,..., as further described above, to be numbered in an ascending or descending order and to be assigned in each case an address which corresponds to this numbering. Thus, for example a slave S1 at a distance of 5 m from the master M has the address "1", a slave S2 at a distance of 7 m from the master has the address "2" and a slave S3 at a distance of 12 m from the master has the address "3". In this case, the master M advantageously manages a lookup table LUT from which an allocation between the assigned addresses and the time differences t determined during the address assignment can be obtained; LUT=[(1; 5 m), (2; 7 m), (3; 12 m)]. In this case, the information item relating to position in the lookup table LUT can be obtained at the position which is defined by the respective address. Thus, it is also possible for slaves S1, S2, . . . which are added later to perform automatic addressing and to determine the information item relating to position. A newly added slave S4 at a distance of 9 m from the master M can, without renumbering the slaves S1, S2, S3 which have already been addressed, not be incorporated into a bus with an address which ascends monotonously in relation to the distance from the master; instead, the next free address "4" is assigned to the newly added slave S4, in which case, however, by reference to the propagation time difference t whose distance from the master M can be determined unambiguously, with the result that the information item relating to position is available again by means of the lookup table LUT=[(1; 5 m), (2; 7 m), (3; 12 m), (4; 9 m)].

## <u>Detailed Description Text</u> (59):

Record Display Form Page 2 of 2

In conclusion, the present invention can be summarized in brief as follows: a method which is based on a distance measurement is specified for automatic address assignment, a master M transmitting over the bus a preamble P which is received by all the slaves S1, S2,  $\dots$  which are to be addressed. The slaves S1, S2, . . . react to the preamble P) by transmitting a response signal sequence A. A slave S2 which is located, in the direction of the master M, upstream of a slave S3 which transmits a response signal sequence A, registers the response signal sequence A of the <u>slave</u> S3 and subsequently waits for a new preamble P. The <u>slave</u> SZ which does not register any response signal sequences A from other slaves S1, S2, . . . is the, viewed from the <u>master</u> M, last <u>slave</u> Sz without address allocation the <u>bus</u>. This <u>slave</u> Sz switches to a state in which it is ready to receive an address-assigning telegram T from the master M, with which address-assigning telegram T it is assigned an unambiguous address. During the next cycle of the method, the slave Sz which has just been assigned an address no longer reacts to the preamble P, with the result that another slave S1, S2, . . . evaluates the constellations on the bus in such a way that it switches itself to a state in which it is ready to receive the address-assigning telegram T. In this way, all the slaves S1, S2, . . . without an address are gradually assigned one.

> Previous Doc Next Doc Go to Doc#

First Hit . Fwd Refs

Previous Doc

Next Doc

Go to Doc#

Generate Collection

Print

L3: Entry 5 of 11

File: USPT

Dec 28, 1999

US-PAT-NO: 6009479

OD TAT NO. 0000479

DOCUMENT-IDENTIFIER: US 6009479 A

TITLE: System and method for assigning unique addresses to agents on a system management bus

DATE-ISSUED: December 28, 1999

INVENTOR-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY

Jeffries; Kenneth Layton Leander TX

ASSIGNEE-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY TYPE CODE

Dell USA, L.P. Round Rock TX 02

APPL-NO: 08/ 866678 [PALM]
DATE FILED: May 30, 1997

#### PARENT-CASE:

This application is a continuation-in-part of copending patent application Ser. No. 08/389,849, filed on Feb. 17, 1995, and entitled "System And Method For Assigning Unique Addresses To Agents On A System Management Bus", by Kenneth L. Jeffries, now U.S. Pat. No. 5,636,342 and which is incorporated herein by reference in its entirety.

INT-CL: [06]  $\underline{G06} \ \underline{F} \ \underline{11/00}, \ \underline{G06} \ \underline{F} \ \underline{3/00}$ 

US-CL-ISSUED: 710/8; 710/62 US-CL-CURRENT: 710/8; 710/62

FIELD-OF-SEARCH: 395/828, 395/829, 395/830, 395/831, 395/832, 395/833, 395/874, 395/882, 710/8-

14, 710/62

PRIOR-ART-DISCLOSED:

### U.S. PATENT DOCUMENTS

Search ALL

Clear

	PAT-NO	ISSUE-DATE	PATENTEE-NAME	US-CL
	4679192	July 1987	Vanbrabant	
$\Box$	4701878	October 1987	Gunkel et al.	
	4727475	February 1988	Kiremidjian	
$\Box$	4773005	September 1988	Sullivan	
	5148389	September 1992	Hughes	
	5175822	December 1992	Dixon et al.	

Search Selected

Record Display Form Page 2 of 2

	5204669	April 1993	Dorfe et al.	
	5317693	May 1994	Cuenod et al.	
$\Box$	5379437	January 1995	Celi, Jr. et al.	
1	5404460	April 1995	Thomsen et al.	
	5483518	January 1996	Whetsel	
	5499374	March 1996	Di Giulio et al.	
<b></b>	5524269	June 1996	Hamilton et al.	
	5708831	Januarv 1998	Schon	395/829

ART-UNIT: 271

PRIMARY-EXAMINER: Sheikh; Ayaz R.

ASSISTANT-EXAMINER: Wiley; David A.

ATTY-AGENT-FIRM: Skjerven, Morrill, MacPherson, Franklin & Friel LLP Koestner; Ken J.

#### ABSTRACT:

A computer system including a bus master performs a method for automatically assigning addresses to agents on a bus. Addresses are automatically assigned so that a computer system user does not set physical or logical switches, either manually or through software programming. The system and method also automatically assign unique addresses to new devices that are inserted on the bus while the bus is operating, thereby supporting "hot pluggable" devices. Slave agents are originally configured to operate at a class address. At the beginning of the method, a master determines whether any of the slaves reside at the class address. If so, then the master determines a new unique address and issues a Get Bitwise UID command to the slaves residing at the class address. Each of the slaves receives the Get Bitwise UID and responsively transmits a hardware identification (UID) in a loop of bitwise byte transmissions. One slave successfully transmits the hardware identification (UID) while the other individual slaves detect transmission errors during transmission of the hardware identification (UID) and terminate transmission upon the error detection. The unsuccessful slaves, if previously residing at a unique address, revert to the class address. The master receives the hardware identification (UID) of the successfully transmitting slave and issues a Set Address command in combination with the hardware identification (UID) and the new unique address to all slave agents at the class address. Only the slave agent with a hardware identification (UID) matching the UID of the Set Address command processes the Set Address command to completion and is assigned the address. The master uses the Get Bitwise UID command followed by the Set Address command in a loop to locate, identify and assign addresses to agents responding to a predetermined class address.

31 Claims, 6 Drawing figures

Previous Doc Next Doc Go to Doc#

First Hit. Fwd Refs

Previous Doc Next Doc Go to Doc#

Generate Collection Print

L3: Entry 5 of 11 File: USPT Dec 28, 1999


DOCUMENT-IDENTIFIER: US 6009479 A


TITLE: System and method for assigning unique addresses to agents on a system management bus


#### Brief Summary Text (13):

In an illustrative embodiment, the <u>bus</u> is a system management <u>bus</u> (SMB) operating according to an I.sup.2 C serial protocol. The system management <u>bus</u> (SMB) includes one or more SMB <u>masters</u> and a plurality of SMB <u>slaves</u>. The SMB <u>master</u> and SMB <u>slaves</u> perform predetermined monitoring and control operations in the computer system. The SMB <u>master</u> performs a method for assigning unique addresses to each of the SMB <u>slaves</u> automatically and without user intervention. The disclosed method and system for <u>automatic assignment of addresses</u> advantageously simplifies, improves efficiency, and avoids error in assigning addresses to <u>bus</u> agents in comparison to conventional manual and software programming techniques.

Previous Doc Next Doc Go to Doc#







# Refine Search

## Search Results -

Terms	Documents
L2 same bus same master same slave	11

US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database
JPO Abstracts Database

Derwent World Patents Index IBM Technical Disclosure Bulletins

Recall Text 4

Search:

Database:

L3		
		Š
	•	3

Refine Search

Clear Interrupt

## Search History

DATE: Monday, August 01, 2005 Printable Copy Create Case

Set Nam side by sid	= <b>▼</b>	Hit Count S	Set Name result set
DB=P	GPB,USPT,USOC; PLUR=YES; OP=OR		
<u>L3</u>	L2 same bus same master same slave	11	<u>L3</u>
<u>L2</u>	(address\$3 near3 auto\$6)	5135	<u>L2</u>
<u>L1</u>	(address\$3 near3 auto\$6) same (multiplex\$3 adj1 bus)	2	<u>L1</u>

# Refine Search

## Search Results -

Terms	Documents	
L2 same bus same master same slave	0	

US Patents Full-Text Database US OCR Full-Text Database Database: EPO Abstracts Database JPO Abstracts Database

Derwent World Patents Index IBM Technical Disclosure Bulletins

US Pre-Grant Publication Full-Text Database

Search:

L4	
	<b></b>
	<b>~</b>

Refine Search



Interrupt

## Search History

DATE: Monday, August 01, 2005 Printable Copy Create Case

Set Name side by side		Hit Count S	Set Name result set
•	PAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR		result set
<u>L4</u>	L2 same bus same master same slave	0	<u>L4</u>
DB=PC	GPB,USPT,USOC; PLUR=YES; OP=OR		
<u>L3</u>	L2 same bus same master same slave	11	<u>L3</u>
<u>L2</u>	(address\$3 near3 auto\$6)	5135	<u>L2</u>
<u>L1</u>	(address\$3 near3 auto\$6) same (multiplex\$3 adj1 bus)	2	<u>L1</u>

# Refine Search

## Search Results -

Terms	Documents
(709/245  370/254  370/471  370/457  370/475  379/21.14  710/104  710/110  710/9  710/62  710/3  700/24  340/825.52  340/3.5).ccls.	6769

US Pre-Grant Publication Full-Text Database US Patents Full-Text Database US OCR Full-Text Database **EPO Abstracts Database** Database: JPO Abstracts Database **Derwent World Patents Index IBM Technical Disclosure Bulletins** L1 Search: Refine Search Recall Text 4 Clear Interrupt

## Search History

DATE: Monday, August 01, 2005 Printable Copy Create Case

Set <u>Hit</u> <u>Set</u> Name Query Count Name side by result set side DB=PGPB, USPT, USOC; PLUR=YES; OP=OR

221.14 710/104,110,9,62,3;370/254,471,457,475;340/825.52,3.5;379/21/.14;700/24;709/245.ccls. <u>L1</u>

6769 <u>L1</u>

Interrupt

# **Refine Search**

## Search Results -

Terms	Documents	
L1 and L2	52	

Database:

US Pre-Grant Publication Full-Text Database.
US Patents Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Recall Text 4

Search:

L3	


Clear


.

## Search History

DATE: Monday, August 01, 2005 Printable Copy Create Case

Set Name side by side	Query		<u>Hit</u> Count	Set Name result set
DB=F	PGPB,USPT,USOC; PLUR=YES; OP=OR			
<u>L3</u>	11 and L2		52	<u>L3</u>
<u>L2</u>	(address\$3 near3 auto\$6) same bus	221.14	460	<u>L2</u>
<u>L1</u>	710/104,110,9,62,3;370/254,471,457,475;340/825.52,3.5	;379/21.14;700/24;709/245.ccls.	6769	<u>L1</u>







Home | Login | Logical | Access information | Alerts | Sitemap | Halp

Welcome United States Patent and Trademark Office

**HEE XPLORE GUIDE** Search Results BROWSE SEARCH SUPPORT Results for "( auto<in>metadata ) <and> ( address\*<in>metadata ) and bus" e-mail annitive friendly Your search matched 8 of 1203811 documents. A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order. » Search Options Modify Search View Session History ( auto<in>metadata ) <and> ( address\*<in>metadata ) and bus Σ New Search Check to search only within this results set » Key Display Format: Citation Citation & Abstract IEEE JNL IEEE Journal or Magazine Select Article Information HE JNL IEE Journal or Magazine HEEE CHF IEEE Conference Proceeding 1. A complete compiler approach to auto-parallelizing C programs for multi-DSP systems iee cnf IEE Conference Proceeding Franke, B.; O'Boyle, M.F.P.; Parallel and Distributed Systems, IEEE Transactions on KEEK STO IEEE Standard Volume 16, Issue 3, Mar 2005 Page(s):234 - 245 Digital Object Identifier 10.1109/TPDS.2005.26 AbstractPlus | Full Text: PDE(1136 KB) | KEEE JNL 2. A multimicroprocessor system with distributed common memory for real-time digital correlation and spectrum Ganesan, S.; Ahmad, M.; Swamy, M.; Acoustics, Speech, and Signal Processing, IEEE International Conference on ICASSP '85. Volume 10, Apr 1985 Page(s):1609 - 1612 AbstractPlus | Full Text: PDF(61 KB) | IEEE CNF 3. Computer-based design for tomorrow's super chip \_\_\_ Solid-State Circuits Conference. Digest of Technical Papers. 1986 IEEE International Volume XXIX, Feb 1986 Page(s):54 - 55 AbstractPlus | Full Text: PDF(472 KB) REEE CNF 4. Dynamic reconfiguration of telecom services architectures according to mobility and traffic models Letaifa, A.B.; Choukair, Z.; Tabbane, S.; Advanced Information Networking and Applications, 2004. AINA 2004. 18th International Conference on Volume 2, 2004 Page(s):447 - 450 Vol.2 Digital Object Identifier 10.1109/AINA.2004.1283841 AbstractPlus | Full Text: PDF(237 KB) IEEE CNF 5. Combining program recovery, auto-parallelisation and locality analysis for C programs on multi-processor embedded systems Franke, B.; O'Boyle, M.F.P.; Parallel Architectures and Compilation Techniques, 2003. PACT 2003. Proceedings. 12th International Conference on 27 Sept.-1 Oct. 2003 Page(s):104 - 113 Digital Object Identifier 10.1109/PACT.2003.1238007 AbstractPlus | Full Text: PDF(743 KB) IEEE CNF 6. Design methodology for chip-on-chip applications Low, Y.L.; Frye, R.C.; O'Connor, K.J.; Components, Packaging, and Manufacturing Technology, Part B: Advanced Packaging, IEEE Transactions on [see also Components, Hybrids, and Manufacturing Technology, IEEE Transactions on) Volume 21, Issue 3, Aug. 1998 Page(s):298 - 301

Digital Object Identifier 10.1109/96,704941

AbstractPlus | References | Full Text: PDF(172 KB) | IE EE JINL.

	7.	Trends in transportation sector technology energy use and greenhouse gas emissions Ortmeyer, T.H.; Pillay, P.;		
		Proceedings of the IEEE		
		Volume 89, Issue 12, Dec. 2001 Page(s):1837 - 1847		
		Digital Object Identifier 10.1109/5.975921		
		AbstractPlus   References   Full Text: PDF(152 KB)   Full Text: HTML SEEE JNL		
m	8.	A cost-effective MPEG-4 shape-adaptive DCT with auto-aligned transpose memory organization		
		Kun-Bin Lee; Hui-Cheng Hsu; Chein-Wei Jen;		
		Circuits and Systems, 2004. ISCAS '04. Proceedings of the 2004 International Symposium on		
		Volume 2, 23-26 May 2004 Page(s):II - 777-80 Vol.2		
		AbstractPlus   Full Text: PDF(276 KB)		

Indexed by Inspec

Help Contact Us Privacy & Security IEEE.org © Copyright 2005 IEEE - All Rights Reserved



♦ View Search Results | Next Article ▶

Access this document

Full Text: PDE (1136 KB)

Home I Legin I Legeut I Access Information | Alerts | Stemap I Help

Welcome United States Patent and Trademark Office

SEARCH MESS XPLOSS GUIDS

SROWSE

A complete compiler approach to auto-parallelizing C programs for multi-DSP systems

SUPPORT

De-mail Anteres triendry

Franke.B. Q'Boyle.M.E.P.

Inst. for Comput. Syst. Archit, Edinburgh Univ., UK

This paper appears in: Parallel and Distributed Systems, IEEE Transactions on

Publication Date: Mar 2005

Download EndNote, ProCite, RefMan

Download this citation

Choose Citation

On page(s): 234 - 245 Volume: 16, Issue: 3

ISSN: 1045-9219

INSPEC Accession Number:8321674

Rights & Permissions

RICHTS SHOW

» Learn More

Digital Object Identifier: 10.1109/TPDS.2005.26

Posted online: 2005-01-31 08:28:21.0

Abstract

» Learn More

parallelization approach is applied to the DSPstone and UTDSP benchmark suites, giving an average speedup of 3.78 on four analog devices programs that run on multiple address spaces without using message passing. Furthermore, as DSPs do not possess any data cache TigerSHARC TS-101 processors. structure, an optimization is presented which transforms the program to both exploit remote data locality and local memory bandwidth. This exposes the processor location of partitioned data. When this is combined with a new address resolution mechanism, it generates efficient transformation for program recovery enabling later parallelization stages. Next, it integrates a novel data transformation technique that parallelization approach, which overcomes these issues. It first combines a pointer conversion technique with a new moduto elimination complex memory model of multiple-address space digital signal processors (DSPs). This work develops, for the first time, a complete auto-Auto-parallelizing compilers for embedded applications have been unsuccessful due to the widespread use of pointer arithmetic and the

index Terms

Controlled Indexing

networks parallel memories parallel processing parallelising compilers program compilers reverse engineering C. language digital signal processing chips embedded systems message passing multiprocessor interconnection

Non-controlled Indexing

engineering processor parallel processors pointer conversion technique real-time application remote data locality reverse communication local memory bandwidth message passing multiDSP system multiple address space digital signal approach complex memory model data transformation technique embedded application interprocessor TigerSHARC TS-101 processors address resolution mechanism auto-parallelizing C program complete compiler

Author Keywords

communications measurement modeling performance measures real-time and embedded systems restructuring reverse engineering Parallel processors and reengineering arrays, compliers conversion from sequential to parallel forms, evaluation interprocessors signal processing systems simulation of multiple-processor systems

# Republicances

- R. Leupers, Novel Code Optimization Techniques for DSPS, Proc. Second European DSP Education and Research Conf., 1998
- V. Zivojnovic, J.M. Velarde, C. Schlager and H. Meyr, DSPstone: A DSP-Oriented Benchmarking Methodology, Proc. Int'l Conf. Signal Processing Applications & Technology (ICSPAT '94), pp. 715-720, 1994
- ω S.L. Scott, Synchronization and Communication in the T3E Multiprocessor, Proc. Seventh Int'l Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS-VII), pp.26-36, 1996
- S. Chakrabarti, M. Gupta and J.-D. Choi, Global Communication Analysis and Optimization, Proc. SIGPLAN Conf. Programming Language Design and Implementation (PLDI '96), pp. 68-78, 1996 Buy Via Ask IEEE]
- S. Hiranandani, K. Kennedy and C.-W. Tseng, Compiling Fortran D for MIMD Distributed-Memory Machines, Comm. ACM, vol. 35, no. [Buy Via Ask IEEE] [CrossRef]
- J. Mellor-Crummey, V. Adve, B. Broom, D. Chavarria-Miranda, R. Fowler, G. Jin, K. Kennedy and Q. Yi, Advanced Optimization Strategies in the Rice DHPF Compiler, Concurrency-Practice and Experience, vol. 14, nos. 8-9, pp. 741-767, 2002 IBuy Via Ask:IEEE] [CrossRef]
- C.G. Lee and M. Stoodley, UTDSP Benchmark Suite, Univ. of Toronto, Canada, 1992 http://www.eecg.toronto.edu/corinna/DSP/infrastructure/UTDSP.html.
- J.M. Anderson, S.P. Amarasinge and M.S. Lam, Data and Computation Transformations for Multiprocessors, Proc. Fifth ACM SIGPLAN Symp. Principles and Practice of Parallel Programming (PPoPP '95), pp. 166-178, 1995 Buy Yia Ask TEEE]
- M.F.P. O'Boyle and P.M.W. Knijnenburg, Integrating Loop and Data Transformations for Global Optimisation, J. Parallel and Distributed Computing, vol. 62, no. 4, pp. 563-590, 2002. [Buy Via AsKIEEE] [CrossRef]
- ಕ B. Franke and M.F.P. O'Boyle, Array Recovery and High-Level Transformations for DSP Applications, ACM Trans. Embedded Computing Systems, vol. 2, no. 2, pp. 132-162, 2003
- B. Bixby, K. Kennedy and U. Kremer, Automatic Data Layout Using 0-1 Integer Programming, Proc. Parallel Architectures and Compiler Technology Conf. (PACT '94), 1994
- ನ J. Garcia, E. Ayguad and J. Labarta, A Framework for Integrating Data Alignment, Distribution, and Redistribution in Distributed Memory Multiprocessors, IEEE Trans. Parallel and Distributed Systems, vol. 12, no. 4, Apr. 2001. [Abstract] [PDF Full-Text (1132KB)]
- ಭ D. Bau, I. Kodukla, V. Kotlyar, K. Pingali and P. Stodghill, Solving Alignment Using Elimentary Linear Algebra, Proc. Seventh Int'i Workshop Languages and Compilers for Parallel Computing (LCPC '94), pp. 46-60, 1994
- K. Knobe, J. Lukas and G. Steele, Data Optimization: Allocation of Arrays to Reduce Communication on SIMD Machines, J. Parallel and Distributed Computing, vol. 8, no. 2, pp. 102-118, 1990. Buy.Via Ask\*IEEEJ [CrossRef]
- S. Chatterjee, J.R. Gilbert, L. Oliker, R. Schreiber and T.J. Sheffler, Algorithms for Automatic Alignment of Arrays, J. Parallel and

(Buy. Via Ask: IEEE) (CrossRef) Distributed Computing, vol. 38, no. 2, pp. 145-157, 1996

- ಕ M.F.P. O'Boyle and F. Bodin, Compiler Reduction of Synchronisation in Shared Virtual Memory Systems, Proc. Ninth Int'l Conf Buy Via Ask TEEE! Supercomputing (ICS '95), pp. 318-327, 1995
- 17 M.F.P. O'Boyle and E.A. Stohr, Compile Time Barrier Synchronization Minimization, IEEE Trans. Parallel and Distributed Systems, vol. (Abstract) [PDF Full-Text (586KB)] 13, no. 6, pp. 529-543, June 2002.
- ᄚ W. Pugh, Counting Solutions to Presburger Formulas: How and Why, Proc. SIGPLAN Conf. Programming Languages Design and iBuy Via Ask\*IEEEI Implementation (PLDI '94), pp. 121-134, 1994.
- 3 M.W. Hall, J.M. Anderson, S.P. Amarasinghe, B.R. Murphy, S.-W. Liao, E. Bugnion and M.S. Lam, Maximizing Multiprocessor [Abstract] [PDF Full-Text (2200KB)] Performance with the SUIF Compiler, Computer, vol. 29, no. 12, pp. 84-89, Dec. 1996
- 20 R. Gupta, S. Pande, K. Psarris and V. Sakar, Compilation Techniques for Parallel Systems, Parallel Computing, vol. 25, nos. 13-14, pp. ¡Buy Via Ask'IEEE] [CrossRef]
- 2 J.R. Larus, Compiling for Shared-Memory and Message-Passing Computers, ACM Letters Programming Languages and Systems, vol. (Buy Via Ask\*(EEE) [CrossRef) 2, nos. 1-4, pp. 165-180, 1993.
- 22 M. Kandemir, J. Ramanujam and A. Choudhary, Improving Cache Locality by a Combination of Loop and Data Transformations, IEEE [Abstract] [PDF Full-Text (284KB)] Trans. Computers, vol. 48, no. 2, pp. 159-167, Feb. 1999
- 23 Y. Paek, A.G. Navarro, E.L. Zapata and D.A. Padua, Parallelization of Benchmarks for Scalable Shared-Memory Multiprocessors Proc. Conf. Parallel Architectures and Compiler Technology (PACT '98), 1998.
- 24 F. Balasa, F.H.M. Franssen, F.V.M. Catthoor and H.J. De Man, Transformation of Nested Loops with Modulo Indexing to Affine [Buy Via Ask:IEEE] [CrossRef] Recurrences, Parallel Processing Letters, vol. 4, no. 3, pp. 271-280, 1994.
- 25 S. Carr, K.S. McKinley and C.-W. Tseng, Compiler Optimizations for Improving Data Locality, Proc. Sixth Int'l Conf. Architectural Buy Via Ask IEEE] Support for Programming Languages and Operating Systems (ASPLOS-VI), pp. 252-262, 1994.
- 26 J. Teich and L. Thiele, Uniform Design of Parallel Programs for DSP, Proc. IEEE Int'l Symp. Circuits and Systems (ISCAS '91) [Abstract] [PDF Full-Text (464KB)]
- 27 A. Kalavade, J. Othmer, B. Ackland and K.J. Singh, Software Environment for a Multiprocessor DSP, Proc. 36th ACM/IEEE Design [Abstract] [PDE Full-Text (428KB)] Automation Conf. (DAC '99), 1999
- D.M. Lorts, Combining Parallelization Techniques to Increase Adaptability and Efficiency of Multiprocessing DSP Systems, Proc. Ninth DSP Workshop (DSP 2000)First Signal Processing Education Workshop (SPEd 2000), 2000
- I. Karkowski and H. Corporaal, Exploiting Fine- and Coarse-Grain Parallelism in Embedded Programs, Proc. Int'l Conf. Parallel [Abstract] [PDF Full-Text (120KB)] Architectures and Compitation Techniques (PACT '98), pp.60-67, 1998

29

28

No citing documents available on IEEE Xplore.

♦ View.Search.Results | Next.Article. \*



Help Contact Us Privacy & Security IEEE.org

© Copyright 2005 IIIIIII - All Rights Reserved



Home | Logic | Logost | Access information | Areds | Sitemap | Halp

Welcome United States Patent and Trademark Office

BROWSE SHARCH

**MEE XPLORE GUIDE** 

SUPPORT

e-mail printer friendly

Results for "( address\* and auto<in>metadata ) <and> ( master and slave<in>metadata ) " Your search matched 0 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» Search Options

View Session History Modify Search ( address\* and auto<in>metadata ) <and> ( master and slave<in>metadata ) New Search  $\Sigma$ Check to search only within this results set » Key Citation & Abstract Display Format: Citation ieee jnl IEEE Journal or Magazine

iee jnl

IEE Journal or Magazine

IEEE CNF

IEEE Conference Proceeding

KEE CAP

IEE Conference Proceeding

IEEE STD IEEE Standard No results were found.

Please edit your search criteria and try again. Refer to the Help pages if you need assistance revising your search.

indexed by #Inspec Help Contact Us Privacy & Security IEEE.org

9 Copyright 2005 IEEE - Alt Rights Reserved

## **Hit List**

Clear Generate Collection Print Fwd Refs Bkwd Refs Generate OACS

Search Results - Record(s) 1 through 10 of 11 returned.

File: PGPB

1. Document ID: US 20050125579 A1

L3: Entry 1 of 11

Jun 9, 2005

PGPUB-DOCUMENT-NUMBER: 20050125579

PGPUB-FILING-TYPE: new

DOCUMENT-IDENTIFIER: US 20050125579 A1

TITLE: Binary-coded, auto-addressing system and method

PUBLICATION-DATE: June 9, 2005

INVENTOR-INFORMATION:

NAME CITY STATE COUNTRY RULE-47

Bui, Tanh M. Cary NC US Stockfisch, Reiner E. Furth DE Taufer, Tobias Roth DE

US-CL-CURRENT: 710/104; 710/110, 710/9

Full Title Citation Front Review Classification Date Reference Sequences Attachments Claims KMC Draw Desc Image

2. Document ID: US 6845281 B1

L3: Entry 2 of 11 File: USPT Jan 18, 2005

US-PAT-NO: 6845281

DOCUMENT-IDENTIFIER: US 6845281 B1

TITLE: Control and/or regulating system for a machine used for producing a fiber web

Full Title Citation Front Review Classification Date Reference Claims RMC Draws Desc Image

3. Document ID. 03 0700077 D1

L3: Entry 3 of 11

File: USPT

Mar 2, 2004

US-PAT-NO: 6700877

DOCUMENT-IDENTIFIER: US 6700877 B1

TITLE: Method and bus system for automatic address allocation

Full Title Citation Front Review Classification Date Reference

4. Document ID: US 6467001 B1

Record List Display

Page 2 of 3

L3: Entry 4 of 11

File: USPT

Oct 15, 2002

US-PAT-NO: 6467001

DOCUMENT-IDENTIFIER: US 6467001 B1

TITLE: VLSI chip macro interface

5. Document ID: US 6009479 A

L3: Entry 5 of 11

File: USPT

Dec 28, 1999

US-PAT-NO: 6009479

DOCUMENT-IDENTIFIER: US 6009479 A

TITLE: System and method for assigning unique addresses to agents on a system management bus

Full Title Citation Front Review Classification Date Reference Claims KMC Draw Desc Image

6. Document ID: US 5928345 A

L3: Entry 6 of 11

File: USPT

Jul 27, 1999

May 21, 1996

US-PAT-NO: 5928345

DOCUMENT-IDENTIFIER: US 5928345 A

TITLE: Field instrument with data bus communications protocol

Full Title Citation Front Review Classification Date Reference Claims IOMC Draws Desc Image

7. Document ID: US 5519636 A

File: USPT

US-PAT-NO: 5519636

DOCUMENT-IDENTIFIER: US 5519636 A

L3: Entry 7 of 11

TITLE: Electronic control device for a valve range of modular design

Full Title Citation Front Review Classification Date Reference Communication State Reference Communication Claims KMC Draw Desc Image

8. Document ID: US 4982185 A

L3: Entry 8 of 11

File: USPT

Jan 1, 1991

US-PAT-NO: 4982185

DOCUMENT-IDENTIFIER: US 4982185 A

TITLE: System for synchronous measurement in a digital computer network

9. Document ID: US 4511960 A

L3: Entry 9 of 11

File: USPT

Apr 16, 1985

Mar 5, 1985

US-PAT-NO: 4511960

DOCUMENT-IDENTIFIER: US 4511960 A

TITLE: Data processing system auto address development logic for multiword fetch

Full Title Citation Front Review Classification Date Reference Claims KWC Draw Desc Image

File: USPT

US-PAT-NO: 4503495

DOCUMENT-IDENTIFIER: US 4503495 A

L3: Entry 10 of 11

TITLE: Data processing system common bus utilization detection logic

Full   Title   Citation   Front   Review   Classification   Date   Reference	Claims KW	NC Draww Desc
Clear Generate Collection Print Fwd Re		rate OACS
Clear Generate Collection Print Fwd Re	Bkwd Refs Gene	rate UACS
Terms	Documents	

Display Format: - Change Format

Previous Page Next Page Go to Doc#

First Hit

Previous Doc

Next Doc

Go to Doc#

Generate Collection

Print

L3: Entry 1 of 11

File: PGPB

Jun 9, 2005

PGPUB-DOCUMENT-NUMBER: 20050125579

PGPUB-FILING-TYPE: new

DOCUMENT-IDENTIFIER: US 20050125579 A1

TITLE: Binary-coded, auto-addressing system and method

PUBLICATION-DATE: June 9, 2005

INVENTOR-INFORMATION:

NAME CITY STATE COUNTRY RULE-47

Bui, Tanh M. Cary NC US
Stockfisch, Reiner E. Furth DE
Taufer, Tobias Roth DE

APPL-NO: 10/ 727053 [PALM]
DATE FILED: December 4, 2003

INT-CL: [07] G06 F 13/00

US-CL-PUBLISHED: 710/104; 710/110, 710/009 US-CL-CURRENT: 710/104; 710/110, 710/9

REPRESENTATIVE-FIGURES: 3

#### ABSTRACT:

A system and method for auto-addressing devices on a multiplexing bus in which a plurality of devices are arranged in series, with each having a bus in and bus out. During an initial evaluation, and beginning with a low bus in, each device inverts the incoming signal so that a device with a low bus in has a high bus out. During a second evaluation, the high or low state of the bus in is inverted only if the bus out in the first evaluation was high. Similarly, during a third (and subsequent) evaluation, the high or low state of the bus in is inverted only if the bus out state of all previous evaluations was high. Ultimately, only one device will have a high bus out, with all bus out states from previous evaluations also having been high, at which point all addresses are fully decoded. The system works equally well with a "low bus out" of all evaluations being used to determine inversion.

Go to Doc#

Previous Doc Next Doc

First Hit Fwd Refs

Previous Doc Next Doc Go to Doc#

Generate Collection

L3: Entry 3 of 11

File: USPT

Print

Mar 2, 2004

US-PAT-NO: 6700877

DOCUMENT-IDENTIFIER: US 6700877 B1

TITLE: Method and bus system for automatic address allocation

DATE-ISSUED: March 2, 2004

INVENTOR-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY

Lorenz; Joachim Hemhofen DE Weber; Karl Altdorf DE

ASSIGNEE-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY TYPE CODE

Siemens Aktiengesellschaft Munich DE 03

APPL-NO: 09/ 485212 [PALM]
DATE FILED: February 4, 2000

FOREIGN-APPL-PRIORITY-DATA:

COUNTRY APPL-NO APPL-DATE

DE 197 33 906 August 5, 1997

PCT-DATA:

APPL-NO DATE-FILED PUB-NO PUB-DATE 371-DATE 102(E)-DATE

PCT/DE98/02076 July 23, 1998 W099/08164 Feb 18, 1999

INT-CL: [07] <u>H04</u> <u>L</u> <u>12/28</u>

US-CL-ISSUED: 370/254; 370/471 US-CL-CURRENT: <u>370/254</u>; <u>370/471</u>

FIELD-OF-SEARCH: 370/254, 370/471, 370/457, 340/825.52, 714/48

PRIOR-ART-DISCLOSED:

U.S. PATENT DOCUMENTS

Search ALL

Clear

PAT-NO ISSUE-DATE PATENTEE-NAME US-CL

5636342 June 1997 Jeffries 714/48

5689675 November 1997 Buij et al. 340/825.52

Search Selected

<u>5768277</u> June 1998 Ohno et al.

5848072 December 1998 Prill et al. 370/471

#### FOREIGN PATENT DOCUMENTS

FOREIGN-PAT-NO	PUBN-DATE	COUNTRY	US-CL
37 36 081	May 1989	DE	
44 28 502	February 1996	DE	
0 173 905	March 1986	EP	
08 037538	February 1996	JP	
WO 99/49397	September 1999	WO	

ART-UNIT: 2661

PRIMARY-EXAMINER: Cangialosi; Salvatore

ATTY-AGENT-FIRM: Staas & Halsey LLP

#### ABSTRACT:

A method for <u>automatic address</u> assignment is disclosed, said method being based on a distance measurement, a <u>master</u> (M) transmitting via the <u>bus</u> a preamble (P) which is received by all the <u>slaves</u> which are to be addressed. The <u>slaves</u> react to the preamble (P) by transmitting a response signal sequence (A). A <u>slave</u> (S2) which is located upstream, in the direction of the <u>master</u> (M), of a <u>slave</u> (S3) which transmits a response signal sequence (A) registers the response signal sequence (A) of the <u>slave</u> (S3) and subsequently waits for a new preamble (P). The <u>slave</u> (Sz) which does not register any response signal sequences (A) from other <u>slaves</u> is the last <u>slave</u> (Sz), seen from the <u>master</u> (M), without address allocation on the <u>bus</u>. This <u>slave</u> (Sz) switches into a state in which it is ready to receive an address-assigning telegram (T) from the <u>master</u> (M), with which address-assigning telegram (T) it is assigned an unambiguous address. During the next cycle of the method, the <u>slave</u> (Sz) which has just been assigned an address no longer reacts to the preamble (P) so that another <u>slave</u> evaluates the constellations at the <u>bus</u> in such a way that it switches into a state in which it is ready to receive the address-assigning telegram. In this way, all the <u>slaves</u> without an address are gradually assigned an address.

17 Claims, 5 Drawing figures

Previous Doc Next Doc Go to Doc#